We report the development of nanowire field-effect transistors featuring an ultrathin parylene film as a polymer gate insulator. The room temperature, gas-phase deposition of parylene is an attractive alternative to oxide insulators prepared at high temperatures using atomic layer deposition. We discuss our custom-built parylene deposition system, which is designed for reliable and controlled deposition of < 100 nm thick parylene films on III-V nanowires standing vertically on a growth substrate or horizontally on a device substrate. The former case gives conformally-coated nanowires, which we used to produce functional Ω-gate and gate-all-around structures. These give sub-threshold swings as low as 140 mV/dec and on/off ratios exceeding 10 3 at room temperature. For the gate-all-around structure, we developed a novel fabrication strategy that overcomes some of the limitations with previous lateral wrap-gate nanowire transistors. Finally, we show that parylene can be deposited over chemicallytreated nanowire surfaces; a feature generally not possible with oxides produced by 1
However, most commercially available parylene coating systems are designed to give films with thicknesses from 200 nm to many microns with a focus on uniformity over large coating area. Ultra-thin (< 100 nm) parylene films are typically obtained by limiting the amount of dimer precursor loaded into the sublimation chamber to milligram quantities. 29 This can make the control required for nanoscale device applications difficult and capricious.
In this paper we report the development of a gate-all-around InAs nanowire transistor featuring a conformal sub-30 nm thickness parylene gate insulator. Parylene was deposited on both free-standing nanowires and nanowires already transferred to a substrate, using a custom-built parylene deposition system designed to consistently give sub-100 nm films. The deposition system was designed with several features to provide nm-level thickness control irrespective of starting dimer load. We present a reliable process for device fabrication that gives excellent electrical performance, e.g., sub-threshold slopes as low as 140 mV/dec, with high yield. The process we develop is widely applicable to nanoscale devices featuring other nanomaterials. Finally, we demonstrate that parylene deposition is compatible with retaining simple ALD-incompatible surface chemistry on an InAs surface and that a parylene coating alone can significantly reduce gate hysteresis in InAs nanowire transistors under ambient conditions. Our results highlight the strong potential for using parylene in nanoscale devices as both a conformal gate insulator and biocompatible coating to advance applications of nanowire transistors and other nanoscale devices in nanobioelectronics.
Figure 1: Schematic illustrating the basic design and operation of our parylene deposition system. A precursor dimer is sublimated and drifts by pressure gradient into the furnace where it is cracked into reactive monomers. The monomers physisorb onto the cooler surfaces in the deposition chamber and polymerize. The sample is mounted on a rotating stage driven by an electric motor (M) and oriented at 30
• to the process line axis to ensure an even conformal coating. Deposition is monitored with a quartz crystal microbalance (QCM) and is rapidly terminated by closing Valve A and opening Valve B to divert the monomer flow and evacuate the deposition chamber. Figure 1 shows a simple schematic of our custom-built parylene system. Deposition proceeds by sublimation of the precursor dimer di-para-xylylene at 115
• C, pyrolysis into reactive monomers at ∼ 700 • C, and room temperature deposition/polymerization at the sample under moderate vacuum (∼ 10 −2 mbar). 30 The key features for enacting nm-level thickness control are: a quartz crystal microbalance (QCM) sensor in the deposition chamber for real-time thickness monitoring, 29 a small deposition chamber equipped with a valve to the process line, and a parallel 'diversion' path around the deposition chamber. Our rationale was to rapidly terminate deposition once the desired thickness was achieved rather than rely on accurate control over precursor mass, as is commonly used. 29 One approach is to simply terminate dimer sublimation but this can be slow, and combined with already sublimated dimer, result in significant overshoot error. Instead we divert the normal parylene process flow (green arrows in Fig. 1 ) around the deposition chamber by closing Valve A and opening
Valve B to terminate deposition. The alternate pathway (orange arrows in Fig. 1 ) enables us to terminate sublimation and deposition at a sensible timescale without risk of adverse pressure building up inside the system. The small deposition chamber volume (∼ 5×10
combined with pumping via Valve D helps to ensure rapid process termination. Samples were mounted on a motor-driven rotating stage oriented at a 30
• angle to the process line axis to increase coating uniformity. The deposition pressure was ∼ 1 × 10 −2 mbar giving a typical deposition rate of ∼ 0.5Å/s. A more detailed discussion of the design, construction and performance of our parylene deposition system will be published elsewhere.
31
We began by making a simple top-gated nanowire field-effect transistor (NWFET) to test the feasibility of using ultra-thin parylene films in nanowire devices ( Fig. 2(a) ). The device was fabricated on a n + -doped Si substrate with a 140/10 nm thick SiO 2 /HfO 2 layer. The n + -Si substrate was used as a back-gate to confirm gate operation and provide a preliminary comparative assessment of parylene dielectric performance relative to the more established oxides. Fabrication began with producing a traditional back-gated NWFET 32 and then coating with ∼ 70 nm of Parylene-N (See Supplementary Figure 1) . The parylene needed to be removed in select areas to enable electrical contact to the top-gate. Removal was performed by oxygen plasma etching, 33 which is necessary due to the excellent solvent resistance of parylene. 30 The solvent resistance of parylene is actually a major advantage as it enables conventional UV and electron-beam lithography processes -including metal lift-off -to be performed without damaging the parylene. After exposing the contact pads, the top-gate was produced using electron-beam lithography (EBL), thermal evaporation of Ti/Au and Figure 5 ). Choice of parylene chemistry is also important. We found that the nanoscale film morphology of parylene-C is better than parylene-N (see Supplementary   Figure 2 ), and as a result used parylene-C for all devices discussed from this point onwards.
A thin conformal gate insulator is necessary for more advanced nanowire devices and high-performance gating, 36 e.g., Ω-gates (see Fig. 3 ), 37 wrap-gates, 28, 38, 43 and gate-all-around (GAA) structures (see Fig. 4 ). Each of these devices feature a nanowire with a conformal gate insulator layer oriented horizontally on the substrate. An Ω-gate device has a single metal gate strip running across the substrate and over the nanowire, 37 a wrap-gate device has conformal gate metallization deposited on the parylene prior to placement on the device substrate, 28 and our GAA device has two aligned metal gate strips, one running underneath the nanowire, and one over it, to form the structure shown inset to Fig. 4 (a). We avoid calling our GAA structure a 'wrap-gate' transistor because of the possibility of small voids under the nanowire due to shadowing during metal evaporation and to distinguish it from the truly conformal wrap-gates of earlier work. 28, 43 In the results that follow we first demonstrate a parylene-insulated Ω-gate device ( Fig. 3 ) and then a parylene-insulated gateall-around device (Fig. 4) . A wrap-gate device similar to that reported by Storm et al. 28 should be possible; we opted instead for the GAA device to point out a new approach to making concentrically-gated nanowire transistors. We developed this as a new alternative for instances where sputtering of wrap-gate metal is impractical and/or very short concentric gate structures are required because short gate lengths are challenging with wrap-gate nanowire transistors.
28,43
The devices in Figs. 3 and 4 both rely on the ability to deposit a thin conformal parylene layer onto nanowires standing vertically on their growth substrate, transfer them to a separate device substrate, and then etch back the parylene in selected locations to enable source and drain contacts to be made. To demonstrate this capability, Figure 3 Figure 4(a) shows an SEM image of our completed gate-all-around (GAA) structure.
Fabrication for this device began by defining arrays of fifteen 400 nm-wide, 30 nm-thick
Ti/Au strips with 200 nm spacing. Nanowires were precisely placed on top of these strips, perpendicular to the strip orientation. This was achieved by defining a set of 200 nm-wide trenches in a 300 nm thick EBL resist, performing random nanowire deposition, and then brushing the substrate parallel to the trench direction to cause some of the nanowires to fall into the trenches. 44, 45 The EBL resist was then dissolved, removing any nanowire that has not ended up in a trench in the PMMA and thereby adhered electrostatically to the substrate. EBL was used to pattern a Ti/Au gate strip in Fig. 4(a) . This gate strip was aligned to one of the underlying Ti/Au strips to form a gate-all-around structure. In a final EBL step, we plasma-etched the parylene and deposited Ni/Au at the source and drain contacts to complete the device structure. Further details of this fabrication process are given in the Methods. tance of 30 kΩ is only slightly higher than for the Ω-gate device but the gate performance is markedly better with a sub-threshold slope S = 140 mV/dec. This is within a factor of 3 of the room-temperature thermal limit (60 mV/dec) and competitive with the best wrap-gate devices, which give S ∼ 100 mV/dec. 46 The gate threshold voltage V T h = −300 mV is comparable to the Ω-gate device, indicating no significant differences in surface charge at the parylene interfaces between the two devices. The field-effect mobility µ F E for the paryleneinsulated wrap-gate device was estimated using the cylinder-in-cylinder capacitance 47 to be µ F E = (1600 ± 300) cm 2 /Vs. This compares well with the SiO 2 -insulated back gated devices using nanowires from the same growth yielding µ F E = (1400 ± 200) cm 2 /Vs using the cylinder-on-plane capacitance model 48 (data shown in Supplementary Figure S8 28 This may be attributed to the high charge-trap density in the high-κ dielectric. As a test for the integrity of the 20 nm thick parylene insulator we finished the measurement by deliberately pushing the gate voltage to dielectric breakdown as shown in Fig. 4(d) . The gate leakage current remains below 10 pA for V GAA < + 5.5 V and increases drastically at V GAA ∼ +6 V causing irreversible failure of the parylene insulator. The calculated breakdown field accounting for geometry is 240 − 300 mV/nm, which compares well with previous measurements of the breakdown field for Parylene-C thin-films.
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We finish by exploring the potential for using parylene to obtain InAs NWFETs with chemically-treated InAs surfaces. The possible benefits are surface-state passivation for improved gate performance 51, 52 and threshold voltage tuning using charged adsorbate molecules.
53,58
Both are generally precluded for an ALD-deposited oxide because the surface chemistry blocks the ALD process [14] [15] [16] or the first ALD half-cycle reaction attacks the adsorbed molecules via the interfacial 'self-cleaning' effect in ALD. 12, 13 In contrast, the physisorption of parylene films is compatible with existing surface chemistry, as shown for alkanethiol monolayers on gold/silver by Vaeth et al. 18 We begin by focussing on the classic (NH 4 ) 2 S x surface treatment commonly used for passivating InAs nanowire contacts, 54 and previously explored for other III-V devices. [55] [56] [57] We first established that InAs surface treatment remains intact after parylene deposition -this was untested for III-V surfaces; the only prior literature is for Au/Ag 18 where the surface-thiol bonding is stronger. (NH 4 ) 2 S x treatment for III-Vs is well-known to be relatively short lived as a result. 54,57 Figure 5 (a) shows timeof-flight secondary ion mass spectrometry (ToF-SIMS) data for a 1 cm 2 piece of InAs treated with (NH 4 ) 2 S x immediately prior to deposition of ∼ 10 nm of Parylene-C. Air exposure between passivation and pump-down of the deposition chamber was at most a few minutes.
The ToF-SIMS data shows a clear sulfur peak coinciding with a sharp drop in carbon signal and sharp rise in InAs signal after a sputtering time of ∼ 500 s. This is consistent with (NH 4 ) 2 S x treatment remaining intact after parylene deposition. An oxygen signal is also observed at the InAs surface, suggesting some reoxidation of the InAs surface upon air exposure after passivation. The oxygen-to-sulfur ratio is much higher for an equivalent sample without parylene measured as control (see Supplementary Fig. 6 ). The control sample had longer air exposure as its surface was not protected by a parylene overlayer during transport for analysis. Our InAs nanowires will have wurtzite crystal structure and also present differently indexed facets. However, because parylene physisorbs to the surface, we do not expect radically different results for InAs nanowire over InAs wafer.
The influence of parylene deposition with and without (NH 4 ) 2 S x treatment on the electrical charateristics is shown in Figs. 5(b-g ). We began with a control study performed by making a back-gated InAs NWFET, measuring it under ambient conditions ( Fig. 5(b) ), coating with a parylene-C and then re-measuring it (Fig. 5(c) ). The parylene layer reduces the gate hysteresis without adversely affecting the on-or off-current. The reduced hysteresis is likely due to the parylene deposition process first removing surface-adsorbed H 2 O and then encapsulating against H 2 O readsorption. This result is consistent with recent work by
Ullah et al. 59 where H 2 O was identified as the key atmospheric contributor to gate hysteresis.
We performed the (NH 4 ) 2 S x treatment study with two separate sample sets. for the large-area sample in Fig. 5(a) . We are not able to confirm this by other means, e.g., ToF-SIMS, due to the tiny interfacial area of our nanowire transistors. Notably, the measurements performed under vacuum show no significant reduction of hysteresis upon the application of the parylene coating. This strengthens the interpretation that the observed improved hysteresis in air is to be attributed to removal and blockage of moisture at the nanowire surface (see Fig 5(b/c) 63 Further attempts towards devices featuring thiolated self-assembled monolayers under a parylene insulator would entail an oxygen-free passivation capacity well beyond that presently available to us. However, the design of our parylene deposition system would enable this given the necessary atmospheric control infrastructure.
Our deposition chamber is small and able to be isolated from the deposition system for removal. Using a glovebox system with a sufficiently large airlock, one could transfer the deposition chamber inside, purge, perform ODT passivation using carefully dehydrated and deoxygenated reagents following the protocol developed by Sun et al., 52 load the sample directly into the deposition chamber inside the glovebox, seal the deposition chamber, remove it from the glovebox and reattach it to the parylene system. One could then pump the adjacent process line spaces, open the valves to evacuate the deposition chamber, and deposit parylene directly onto the passivated surface. Implemented carefully, this could be a 100% H 2 O-and O 2 -free process to obtain chemically-passivated, parylene-insulated gate interfaces for Ω-gate and gate-all-around nanowire transistors.
In summary, we demonstrated the use of parylene as a polymer gate insulator in nanowire field-effect transistors and potentially other nanoscale electronic devices. Parylene can be deposited from the gas-phase at room temperature meaning it is readily substituted for oxide insulators deposited by atomic layer deposition. This could be particularly useful in cases where ALD is unviable, either due to the elevated temperatures or an incompatibility with the chemical bonding process involved in ALD, e.g., to retain surface chemistry. We presented a method for reliable and controlled deposition of parylene films with thicknesses < 100 nm onto III-V nanowires both standing vertically on a growth substrate or after transfer to sit horizontally on a device substrate. 31 Conformally-coated nanowires can be obtained in the former case. We demonstrated these can be used to produce functional Ω-gate and gate-all-around structures with sub-threshold swings as low as 140 mV/dec and on/off ratios exceeding 10 3 at room temperature. The gate-all-around structure was produced using a novel fabrication strategy designed to overcome some of the limitations of lateral wrap-gate nanowire transistors 28, 43 without sacrificing the strong concentric gating. Finally, we explored the deposition of parylene over (NH 4 ) 2 S x -treated nanowire surfaces as a route to nanowire transistors with chemically-passivated semiconductor-insulator interfaces. We used ToF-SIMS to show that (NH 4 ) 2 S x treatment of InAs survives parylene deposition. We find that (NH 4 ) 2 S x treatment of nanowire transistors leads to a reduced on/off ratio with increased hysteresis. Depositing parylene over the surface chemistry largely maintains the changed electrical characteristics arising from (NH 4 ) 2 S x treatment. However, the on/off ratio can be improved by a parylene coating regardless. Our results highlight the potential for parylene as an alternative insulator in nanowire transistors, but also in nanoscale devices more broadly. Parylene's solvent resistance makes it amenable to standard lithographic techniques to obtained patterned etching via oxygen plasma. The ability to combine ultrathin patterned parylene films into nanoscale electronic devices also offers new applications opportunities in nanobioelectronics. Our demonstration here that parylene, a material with wide-ranging industrial applications already, can be deposited in high-quality ultra-thin films that are then patterned and used for electronic functionality of nanoscale devices not only adds new applications scope to this material but adds a major new material option to the nanoscale device toolbox.
Methods
Nanowire growth. The InAs wurtzite nanowires were grown by metal organic vapor phase epitaxy (MOVPE) using Au aerosols with a nominal diameter of 30 nm as seed particles.
The method is similar to that presented elsewhere. 50 An Aixtron 3×2" close coupled showerhead system (CCS) was operated at a total carrier gas flow 8 slm and total reactor pressure 100 mbar. Growth commenced with a 10 min anneal in AsH 3 /H 2 ambient at 550 exists for HF-etch protection and is an artefact from other projects. 28 Alignment and bond pads were defined prior to nanowire deposition by electron-beam and UV photolithography.
Top-gated device (Figure 2 ). Nanowires were dry transferred to the device substrate using clean-room tissue and located using darkfield optical microscopy. Source and drain contacts were exposed by EBL (∼ 300 nm sample was then coated with ∼ 300 nm thick EBL resist and arrays of 200 nm wide trenches 45 oriented perpendicular to the bottom gates were exposed. The nanowires were transferred from the parylene-coated growth substrate onto the patterned resist using clean-room tissue.
The sample surface was wet with a drop of 2-propanol before brushing the nanowires into the trenches using clean-room tissue. The EBL resist was removed and an upper gate-strip parallel to one of the bottom gate-strips underneath the nanowire was created in a third EBL step (6 nm Ni, 134 nm Au). The parylene coating of the nanowire was selectively removed in the contact area using oxygen plasma etching (RF power 50 W, 340 mTorr, 8 min) after the contacts were exposed by EBL. The resist is removed and a fresh resist layer is spun before creating the contacts to the nanowire in a final EBL step because the plasma etching the attacks the EBL resist as well as the parylene. The sample was treated in (NH 4 ) 2 S x solution 54 prior to metal deposition (6/134 nm, Ni/Au, lift off in 60
• C acetone for 20 min). 
